jdbµç×ÓÓÎϷƽ̨

PRODUCT OVERVIEW                                                      

HS52F003N is a 1T speed 51 core MCU manufactured by low consumption and high speed CMOS process. It has 16kx8-bit FLASH ¡¢256 Byte EEPROM¡¢256Byte+512Byte SRAM built in£¬it also contains a 6-channel 12-bit PWM and integrated a 12-bit SAR ADC.

FEATURES                                                       

¡ô 1T8051 instructions, 4 levels Interrupt priority setting, double data pointer(DPTRS£©.

¡ô 16K¡Á8-bit program storage£¬flexible code protection£¬repeat write 10,000 times.

¡ô 256 x 8-bit EEPROM data store£¬repeat write 100,000 times, More than 10 years of storage life.

¡ô 256¡Á 8-bit IRAM+ 512¡Á 8 bit XRAM.

¡ô T0 and T1 timer compatible with T0 and T1 timer/counter of traditional 8051.

¡ô T2 timer compatible with mainstream manufacturers of T2 timer/counter.

¡ô One enhanced EUART.

¡ô One traditional 8051 compatible UART.

¡ô Four groups of functional IO interfaces, a total of 18 IO, driving up to 100mA.

¡ô Inline debugging function, online simulation can be performed, double-line burning and simulation interface.

¡ô Multiple sets of interrupt£¬T0/T1/T2,TI/RI,INT0/INT1/INT2/INT3/ADC/PWM/SPI/BTM£¬4 levels Interrupt priority setting.

¡ô Built-in 16MHz¡À1.5% high-speed oscillator£¬Built-in 128Khz¡À7% low speed crystal oscillator.

¡ô Supinterface for ISP and IAP modes.

¡ô Built-in level 6 LVR.

¡ô SPI communication interface.

¡ô WDT allows to set the frequency divider and clock source.

¡ô 6-channel 12bit PWM,It can be divided into three groups of complementary dead zone PWM.

¡ô 12-channel 12bit ADC£¬can built-in 1.5V, 2V, 3V reference/measurable VDD.

¡ô Power saving mode IDLE, can be accidentally interrupted wake up.

¡ô Sleep mode, external interrupt, interface change interrupt, BTM overflow wake up.

¡ô Software can set the frequency division and clock source .

¡ô Wide operating voltage range£º2.2V~5.5V.

¡ô operating temperature£º-40~105¡æ.

¡ô ESD£º6000V£»Latch up£º300mA.

¡ô Based on KEIL^TM development environment.